IN THE UNITED STATES PATENT OFFICE.

ln	Re	Patent	An	nlication	of

First Named Inventor: Garrett, Jr., Billy

Application No.: 09/837,307

Filed: 4/17/2001

For: MECHANISM FOR ENABLING FULL DATA BUS UTILIZATION WITHOUT INCREASING DATA GRANIII ARITY

Examiner: Dinh, Ngoc V. Art Unit: 2187

Confirmation 9703 No.:

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. 1.97

Sir Enclosed is an Information Disclosure Citation Form 1449/PTO together with a copy of each reference cited therein, excluding U.S. Patents and Published U.S. Patent Applications. It is respectfully requested that the cited references be considered and that the enclosed copy of the Form 1449/PTO be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant.

This Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of the appropriate paragraph);

37 C.F.R. §1.97(b).

X 37 C.F.R. \$1.97(c).

X Authorization is hereby given to charge Deposit Account No. 501914 for the fee of \$180.00 under 37 C.F.R. §1.17(p) for the submission of this Information Disclosure Statement: or

A statement pursuant to 37 C.F.R. §1.97(e) is attached hereto.

37 C.F.R. §1.97(d). Authorization is hereby given to charge Deposit Account No.

501914 for the fee of \$180.00 and a statement pursuant to 37 C.F.R. \$1.97(e) is enclosed.

Pursuant to 37 C.F.R.1.97(h), the submission of this Information Disclosure Statement is not to be construed as an admission that the information cited in this statement is material to patentability.

The Commissioner is hereby authorized to charge any fee deficiency in connection with this submission to Deposit Account No. 501914.

Date January 25, 2007

Respectfully submitted,

SHEMWELL MAHAMEDI LLP

Charles E. Shemwell, Reg. No. 40,171

Tel. 408-236-6640

ubstitute for Form 1449/PTO	Application No.	09/837,307
	Filed	4/17/2001
NFORMATION DISCLOSURE	First Inventor	Garrett, Jr., Billy
STATEMENT BY APPLICANT	Art Unit	2187
D4-45	Examiner	Dinh, Ngoc V.
Page 1 of 5	Atty. Docket No.	RBS2.P031

U.S. Patent Documents					
Examiner Initials*	US Patent Docum	nent Kind	Name of Patentee or Applicant of Cited Document	Date of Publication	Relevant Pages, Columns, Lines
	2004/0120197	Kind	Kondo et al.	6/24/2004	
	4,377,855	\vdash	Lavi	3/22/1983	
	4.542.483	\vdash	Procyk	9/17/1985	
	4.569.036		Full et al.	2/4/1986	
	4.646.268		Kuno	2/24/1987	
	4,698,788	\vdash	Flannagan et al.	10/6/1987	
	4,700,328	_	Burghard	10/13/0987	
	1,11,111	-			
	4,710,902	_	Pelley III et al.	12/1/1987	
	4,740,921	_	Lewandowski et al.	4/26/1988	
	4,758,993		Takamae	7/19/1988	
	4,787,858		Killian Jr.	11/29/1988	
	4,796,230		Young	1/3/1989	
	4,800,525		Shah et al.	1/24/1989	
	4,811,302		Koishi	3/7/1989	
	4,825,413		Tran	4/25/1989	
	4,837,743		Chu et al.	6/6/1989	
	4,843,264		Galbraith	6/27/1989	
	4,862,421		Tran	8/29/1989	
	4,888,732		Inoue et al	12/19/1989	
	4,903,344		Inoue et al.	2/20/1990	
	4,961,168		Tran	10/2/1990	
	4,982,370		Matsumoto et al	1/1/1991	
	4,984,196		Tran et al.	1/8/1991	
	4,991,141		Tran	2/5/1991	

Examiner	Date	
Signature	Considered	

ubstitute for Form 1449/PTO	Application No.	09/837,307
	Filed	4/17/2001
NFORMATION DISCLOSURE	First Inventor	Garrett, Jr., Billy
STATEMENT BY APPLICANT	Art Unit	
D0-45	Examiner	Dinh, Ngoc V.
Page 2 of 5	Attv. Docket No.	RBS2.P031

U.S. Patent Documents US Patent Document Name of Patentee or Applicant of Cited Date of Relevant Pages, Initials* Publication Columns, Lines Number 5.046.050 Kortis 9/3/1991 5.093.806 Tran 3/3/1992 5.111.434 Cho 5/5/1992 5,119,340 Slemmer 6/2/1992 5.121.358 Slemmer et al. 6/9/1992 5.124.610 6/23/1992 Conley et al. 5.124.951 Slemmer 6/23/1992 5 128 897 McClure 7/7/1992 5,132,931 Koker 7/21/1992 5.150.330 Hag 9/22/1992 5 181 205 Kertis 1/19/1993 5,193,072 Frenkil et al 3/9/1993 5 193 074 Anami 3/9/1993 5 214 610 5/25/1993 Houston 5.241.503 Cheng 8/31/1993 5,249,165 Toda 9/28/1993 5,251,178 Childers 10/5/1993 5 263 002 Suzuki et al. 11/16/1993 5,267,215 Tsujimmoto 11/30/1993 5 274 596 Watanahe 12/28/1993 5 291 444 Scott et al. 3/1/1994 5,301,162 Shimizu 4/5/1994 5 305 280 4/19/1994 Hayano

	5,321,646	Tomishima	6/14/1994	
Examin	1		D-t-	
Signatu			Date Considered	

Substitute for Form 1449/PTO	Application No.	09/837,307
	Filed	4/17/2001
INFORMATION DISCLOSURE	First Inventor	Garrett, Jr., Billy
STATEMENT BY APPLICANT	Art Unit	2187
Dama 2 of 5	Examiner	Dinh, Ngoc V.
Page 3 of 5	Atty. Docket No.	RBS2.P031

Atty. Docket No. | RBS2.P031

Examiner US Patent Document		ment	Name of Patentee or Applicant of Cited	Date of	Relevant Pages,
Initials*	Number	Kind	Document	Publication	Columns, Lines
	5,337,283		Ishikawa	8/9/1994	
	5,343,438		Choret al.	8/30/1994	
	5,383,159		Kubota	1/17/1995	
	5,390,308		Ware et al.	2/14/1995	
	5,406,526		Sugibayashi et al.	4/11/1995	
	5,414,662		Foss et al.	5/9/1995	
	5,418,737		Tran	5/23/1995	
	5,428,389		Ito et al.	6/27/1995	
	5,455,802	П	McClure	10/3/1995	
	5,471,425		Yumitori et al.	11/28/1995	
	5,485,430		McClure	1/16/1996	
	5,517,456		Chrishiki	5/14/1996	
	5,587,960		Fems	12/24/1996	
	5,903,509	Т	Ryan et al.	5/1/1999	
	6,034,878		Osaka et al.	3/7/2000	
	6.075.728		Inoue et al	6/13/2000	

Examiner	Date	
Signature	Considered	

^{*}Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw a line through citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Substitute for Form 1449/PTO	Application No.	09/837,307
	Filed	4/17/2001
INFORMATION DISCLOSURE	First Inventor	Garrett, Jr., Billy
STATEMENT BY APPLICANT	Art Unit	2187
Dans 4 of 5	Examiner	
Page 4 of 5	Attu Dooket No.	PRS2 P031

Non Patent Literature Documents				
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published	Trans- lation		
	AIMOTO et al., "SP23.3: a 7168GIPS 3.84GB/s 1W Parallel Image-Processing RAM Integrating a 16Mb DRAM and 128 Processors," ISSCC, Feb. 1996, pp. 372-373/476.			
	F. Ware, "Direct RDRAM 256/288-Mbit (512kx16/18x32s)" Rambus, Preliminary Information, Document DL0060 Version0.9, August 1999, pp. 1-66.			
	GIACALONE et al., "SP23.2. A 1MB 100MHz Integrated L2 Cache Memory with 128b Interface and ECC Protection," ISSCC, Feb. 1996, pp. 370-371/475			
	HIROSE, et al., "A 20-ns 4-Mb COMOS SRAM with Hierarchical Word Decoding Architecture," IEEE, Oct. 1990, pp 1068-1072. Vol. 25, No. 5.			
	JEDEC, "Minutes of Meeting No. 71, JC-42.3 Committee on RAM Memories, including Proposal to Add Number of Banks Option to the Mode Register for 64M SDRAM," Joint Electron Device Engineering Council (JEDEC), 5/25/1994, New York, NY, pp. 1-14 plus 2-pg. Atlachment T.			
	KICKE et al., "SP23 1. A 60-ns 1Mb Nonvolatile Ferroelectric Memory with Non-Driven Cell Plate Line WriterRead Scheme," ISSCC, Feb. 1996, pp. 368-3791475.			
	KONISHI et al., "Session SVIII: Static RAMs - FAM18.6. A 64Kb COMOS RAM," ISSCC, Feb. 1982, pp. 258-259/333.			
	Micron Graphics DDR3 DRAM. Advance 256Mb; x 32 GDRA3 DRAM. © 2003 Micron Technology, Inc., pages 1-67.			
	NAKAMURA et al., "FA14.2. A 29ns 64Mb DRAM with Hierarchical Array Architecture," ISSCC, Feb. 1995, pp. 246-247/373.			

Examiner	Date	
Signature	Conside	red

Substitute for Form 1449/PTO	Application No.	09/837,307
	Filed	4/17/2001
NFORMATION DISCLOSURE	First Inventor	Garrett, Jr., Billy
STATEMENT BY APPLICANT	Art Unit	2187
D5-45	Examiner	Dinh, Ngoc V.
Page 5 of 5	Attu Dooket No.	PRS2 P031

	Non Patent Literature Documents		
Examiner Initials	Name of Author, Title of Item, Date, Page(s), Volume-Issue Number(s), Publisher, City and/or Country where Published		
	NITTA et al., "SP23.5: A 1.6FB/s Data-Rate 1Gb Synchronous DRAM wiHierarchical Square- Shaped Memory Block & Distributed Bank Architecture," ISSCC, Feb. 1996, pp 376-377/477.		
	SAEKI et al., "SP23.4: A 2.5ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay," ISSCC, Feb. 1996, pp. 374-375/476.		
	SAKATA et al., "Two-Dimensional Power-Line Selection Scheme for Low Subthreshold- Current Multi-Gigabit DRAM's," IEEE, Aug. 1994, pp. 887-894, Vol. 29, No. 8.		
	SUGIBAYASHI et al., "WP3.5. A 30ns 256Mb DRAM with Multi-Divided Array Structure," ISSCC, Feb. 1993, pp. 50-51/262.		
	SUGIBAYASHI et al., "A 30-ns 256Mb DRAM with a Multidivided Array Structure," IEEE, Nov. 1993, pp. 1092-1098, Vol. 28 No. 11.		
	YAMASHITA et al., "FA15.2. A 3.84GIPS Integrated Memory Array Processor LSI with 64 Processing Elements and 3Mb SRAM," ISSCC, Beb. 1994, pp. 260-261/349.		
	YOO et al., "17.7. A 1.8V 700Mb/sipin 512Mb DDR-II SCRAM with On-Die Termination and Off-Chip Driver Calibration," ISSCC, Feb. 2003, pp. 312-313495/250-251.		
	YOO et al., "FA14.4: A 150MHz 8-Banks 256M Synchronous DRAM with Wave Pipelinn Methods," ISSCC, Feb. 1995, pp. 250-251/374,		
	YOO et al, "SP23 6 A 32-Bank 1Gb DRAM with 1GB/s Bandwidth," ISSCC, Feb. 1996 pp. 378-379/477.		

Examiner	Date	
Signature	Considered	